

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 942 588 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
15.09.1999 Bulletin 1999/37

(51) Int. Cl.⁶: H04N 1/41

(21) Application number: 99301805.0

(22) Date of filing: 10.03.1999

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 11.03.1998 JP 6011198

(71) Applicant:
CANON KABUSHIKI KAISHA
Tokyo (JP)

(72) Inventors:
• Rengakuji, Hideyuki
Shimomaruko, Ohta-ku, Tokyo (JP)
• Sakaegi, Yuji
Shimomaruko, Ohta-ku, Tokyo (JP)
• Kosugi, Masato
Shimomaruko, Ohta-ku, Tokyo (JP)


(74) Representative:
Beresford, Keith Denis Lewis et al
BERESFORD & Co.
High Holborn
2-5 Warwick Court
London WC1R 5DJ (GB)

(54) Image processing apparatus and method, and computer readable storage medium

(57) Input image data is divided into blocks so as to make adjacent blocks partially overlap image data, and the divided image data is filtered in the unit of block. An image processing apparatus and method are provided which can process image data of an arbitrary size at

high speed independently from the capacity of a buffer memory, and a computer readable storage medium is provided which stores a program realizing such a method.

FIG. 1



EP 0 942 588 A2

Description

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] The present invention relates to an image processing apparatus and method suitable for performing a filtering process and coding process of image data, and to a computer readable storage medium storing process for realizing such a method.

Related Background Art

[0002] Digital still cameras are widely used as an image pickup device for computers. An image compression method utilizing DCT (discrete cosine transform) such as JPEG is used for digital still cameras. While digital still cameras are prevailing, high speed continuous photographing and power saving have been desired. In order to shorten the time taken to pickup images and record image data, the processes from signal processing to image compression have been conducted heretofore by hardware.

[0003] With a conventional hardware configuration, a capacity proportional to the input image scan size in a horizontal direction is required for a buffer which is used for filtering accumulated charge information read from image pickup elements such as CCD in horizontal and vertical directions and for a buffer which is used for raster/block conversion of raster scan sequential image data into block scan sequential image data. For example, assuming that input image data has 1034 pixels in the horizontal direction and 770 pixels in the vertical direction, a horizontal filter has 11 taps, a vertical filter has 3 taps, a YUV sampling ratio of JPEG is 4:2:2, CCD image data has 10 bits, and each of YUV has 8 bits, the following data is determined:

$H_d = 1034$, where H_d is the number of pixels of input image data in the horizontal direction;

$H_r = 1034 - \text{INT}(11/2) \times 2 = 1024$, where H_r is the number of pixels of image data in the horizontal direction output after signal processing (a filtering process, a YC separation, an edge process, a gamma process, and the like);

a capacity of a buffer for filtering in the horizontal and vertical directions

$= 2 \times N_d \times 10 = 20680$ (bits); and

a capacity of a buffer for raster/block conversion $= 8 \times H_r$ ((the number of bits of Y) + (the number of bits of UV))

$= 8 \times 1024 \times 16 = 131072$ (bits).

[0004] In the system using a plurality of image sizes, the buffer capacity has been determined conventionally in accordance with a maximum horizontal image size, respectively for a buffer for filtering in the horizontal and

vertical directions and for a buffer for raster/block conversion. This is not economical.

[0005] Conventional techniques are associated with a problem that when a CCD sensor of non-square is used, the compressed image data has distortion.

[0006] There is also a problem that since image data after signal processing is JPEG compressed, it is difficult to resize the image data.

SUMMARY OF THE INVENTION

[0007] Under the above-described background of the invention, it is a concern of the present invention to provide an image processing apparatus and method capable of processing image data having an arbitrary size at high speed independently from the capacity of a buffer memory, and a computer readable storage medium storing processes realizing such a method.

[0008] According to one aspect of the present invention, there is provided an image processing apparatus/method wherein input image data is divided into blocks adjacent blocks of which partially overlap the image data, and the divided image data is subject to a filtering process in a block unit basis.

[0009] According to another aspect of the present invention, there is provided readable storage medium which stores a program executing steps of inputting image data and dividing the input image data into blocks adjacent blocks of which partially overlap the image data.

[0010] Other advantages, features and advantages of the invention will become apparent from the following detailed description taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011]

Fig. 1 is a block diagram showing the structure of an image processing apparatus according to a first embodiment of the invention.

Fig. 2 is a diagram showing image data stored in RAM 4.

Fig. 3 is a diagram illustrating the operation of a two-dimensional DMAC.

Fig. 4 is a diagram illustrating a method of dividing input data, the method being executed by a signal processing circuit.

Fig. 5 is a diagram showing an effective image area of each divided area.

Fig. 6 is a diagram illustrating an overlap of blocks in the horizontal direction.

Fig. 7 is a diagram illustrating an overlap of blocks in the vertical direction.

Fig. 8 is a diagram illustrating output data of the signal processing circuit.

Fig. 9 is a block diagram illustrating a clock control

of the signal processing circuit, the clock control being executed by a process SSG circuit.

Fig. 10 is a block diagram showing the structure on an image processing apparatus according to a second embodiment of the invention.

Fig. 11 is a diagram illustrating a phase relation of input and output data during enlargement and reduction.

Fig. 12 is a block diagram showing the structure of an image processing apparatus according to a third embodiment of the invention.

Fig. 13 is a block diagram showing the structures of an enlarging and reducing circuit and phase buffers according to the third embodiment.

Fig. 14 is a block diagram showing the fundamental structures of the enlarging and reducing circuit and phase buffers.

Fig. 15 is a timing chart illustrating the operation of control signals output from a process SSG circuit.

Fig. 16 is a block diagram showing the structure of an image processing apparatus according to a fourth embodiment of the invention.

Fig. 17 is a block diagram showing the structures of an enlarging and reducing circuit and phase buffers according to the fourth embodiment.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0012] Fig. 1 is a block diagram showing an image processing apparatus according to the first embodiment of the present invention. A ROM 14 is a storage medium for storing a program which is used by a CPU 5 to execute a process to be described later. This storage medium may be a semiconductor memory, an optical disk, a magneto-optic disk, a magnetic medium or the like. These storage media may also be a non-volatile memory card, a DC-ROM, a floppy disk, a magnetic card or the like.

[0013] Referring to Fig. 1, an image focussed upon a CCD 1 by an optical system not shown is converted into accumulated charge information which is converted by an A/D converter 2 from analog signals into digital signals. The digital signal is transferred via a CPU bus 3 to a RAM 4. If frame read of CCD 1 is performed, the digital accumulated charge information is stored in RAM 4 as shown in Fig. 2.

[0014] CPU 5 sets predetermined parameters to a signal processing circuit 9, a process SSG circuit 7 and a JPEG compression circuit 11, and instructs the process SSG circuit 7 to process signals. The predetermined parameters include an image data location of a memory, an image size, color filter information of CCD 1, a gamma correction value, an image compression set value and the like.

[0015] The process SSG circuit 7 sets four values, including a DMA transfer start address (adr), a horizontal transfer number (m), a vertical transfer number (n),

and a vertical offset value (offset) to a two-dimensional DMAC (direct memory access controller) 6 to thereby read image data from RAM 4.

[0016] Fig. 3 illustrates the read sequence of image data from RAM 4 assuming that $adr = 0x030$ (hereinafter, numerals added with 0x are hexadecimal numerals), $m = 0x8$, $n = 0x5$, and $offset = 0x010$.

[0017] The two-dimensional DMAC 6 holds adr therein as a read start address, and resets an internal counter for holding the horizontal read number and another internal counter for holding the vertical read number, to "0". Each time data is read, the counter for holding the horizontal read number is incremented by "1".

[0018] When the count of the counter for holding the horizontal read number coincides with m, the data read start address is incremented by offset, the counter for holding the horizontal read number is reset to "0", and the counter for holding the vertical read number is incremented by "1". Data read is terminated after the counter for holding the vertical read number coincides with n. In this manner, by sequentially changing the read address, data is read from a rectangular area of RAM 4 as shown in Fig. 3.

[0019] The process SSG circuit 7 repetitively controls the two-dimensional DMAC 6 to divide image data in RAM into a plurality of blocks and read blocks 0, 1, 2, ... pg-1 in this order from RAM 4 as shown in Fig. 4.

[0020] Referring to Fig. 4, H and V represent the horizontal and vertical sizes of image data of one from transferred from CCD 1 to RAM 4. The image data is divided into $p \times q$ blocks, p blocks in the horizontal direction and q blocks in the vertical direction, with hatched portions being overlapped.

[0021] Image data read from RAM 4 in the above manner is sent via the cpu bus 3 to a delay circuit 8 and signal processing circuit 9. A storage capacity of the delay circuit 8 is:

$$2 \text{ (lines)} \times H_b \times (\text{the number of bits expressing one pixel}).$$

[0022] Each block shown in Fig. 4 is constituted of four areas as shown in Fig. 5.

[0023] Referring to Fig. 5, an area 4-A is an area wherein image data read from RAM 4 is valid and image data read from the delay circuit 8 is invalid. Therefore, in this area, an output from the signal processing circuit 9 is also invalid. "Vdelay" is equal to the number of delayed lines. In this embodiment, the Vdelay is "2" assuming that the signal processing circuit 9 uses a filter with three vertical taps.

[0024] Areas 4-B and 4-D are areas wherein although image data read from RAM 4 and delay circuit 8 is valid, an output of the signal processing circuit 9 is invalid because horizontal image data of two lines exist in the filters of the signal processing circuit 9. If it is assumed that the signal processing circuit 9 is formed by a circuit

constituted of a delay circuit and a filter having the number of NTap of taps in the horizontal direction, the length of the areas 4-B and 4-D in the horizontal direction is NTap/2. For example, the horizontal length is "5" if NTap is "11" because of rounding off the numerals lower than the decimal point. In this embodiment, NTap is "11" so that the horizontal length Hfil = "5".

[0025] An area 4-C is an area wherein an output of the signal processing circuit 9 is valid. The horizontal length Ha of this area 4-C is set to a multiple of a horizontal direction size of MCU (minimum coded unit (MCU): minimum data unit of JPEG), and the vertical length Va is set equal to the vertical direction size of MCU. Va is therefore "8" for a thinning-out ratio of 4:2:2 of JPEG.

[0026] As described above, an output of the signal processing circuit 9 becomes valid only in a partial area of each block. As shown in Fig. 4, the process SSG circuit 7 controls the two-dimensional DMAC 16 in such a manner that the area 4-A overlaps the area 4-C of the upper block and the area 4-B overlaps the area 4-C of the left block.

[0027] The overlap in the horizontal direction is shown in Fig. 6, and that in the vertical direction is shown in Fig. 7.

[0028] Referring to Fig. 6, blocks X and X+1 are overlapped in the horizontal direction. In this case, Hoffset = Ha.

[0029] Referring to Fig. 7, blocks X and X+p are overlapped in the vertical direction. In this case, Voffset = Va.

[0030] As shown in Fig. 8, the signal processing circuit 9 processes image data of one frame and supplies a raster/block converter 10 with output blocks 0, 1, ..., pq-1 in this order. However, image data output from the signal processing circuit 9 is smaller than the whole input image data by Hfil at right and left end portions in the horizontal direction and by Vdelay lines at the upper end portion in the vertical direction.

[0031] The size of each output block is Ha in the horizontal direction and Va in the vertical direction. The raster/block converter 10 sequentially and continuously converts these output blocks and outputs signals equivalent to those when image data not divided into blocks is supplied. A storage capacity of a line buffer in the raster/block converter 10 is therefore sufficient if such the capacity has Ha lines in the horizontal direction and Va lines in the vertical direction.

[0032] Next, a JPEG compression circuit 11 compresses by JPEG method, image data raster/block converted by the raster/block converter 10, and writes the compressed image data in RAM 4 via the CPU bus 3. Upon reception of an instruction from CPU 5, the JPEG compressed data written in RAM 4 is recorded in a recording medium 13 via the CPU bus 3 and an I/F 12 in accordance with a file record format such as FAT.

[0033] In this embodiment, the buffer capacities required for the delay circuit 8 and raster/block con-

verter 10 are calculated in the following manner, assuming that input image data has 1034 pixels in the horizontal direction and 770 pixels in the vertical direction, the horizontal filter of the signal processing circuit 9 has 11 taps, the vertical filter has three taps, the thinning-out ratio of JPEG is 4:2:2, CCD image data has ten bits per pixel, YUV each has eight bits per pixel, and an image is divided into 46 blocks in the horizontal direction and 96 blocks in the vertical direction:

$$\begin{aligned} Ha &= (1034 - Hfil \times 2)/4 \text{ (division)} \\ &= (1034 - 5 \times 2)/4 \\ &= 256 \end{aligned}$$

$$Va = 8$$

$$Vb = Va + 2$$

$$= 10 \text{ bits}$$

$$Hb = Ha + Hfil \times 2$$

$$= 256 + 5 \times 2$$

$$= 266$$

therefore, the buffer capacity of the delay circuit 8 is $2 \times Hb \times 10 \text{ bit} = 5320 \text{ bits}$; and

the buffer capacity of the raster/block converter is $Va \times Ha \times ((\text{number of bits of Y}) + (\text{number of bits of UV})) = 8 \times Ha \times ((\text{number of bits of Y}) + (\text{number of bits of UV})) = 8 \times 256 \times 16 \text{ bits} = 32768 \text{ bits}$.

The embodiment can therefore reduce the buffer capacity more than that used by the conventional process described earlier.

[0034] While image data is read from the area 4-A of RAM 4 shown in Fig. 5, the output of the signal processing circuit 9 is always invalid and the signal output from the delay circuit 8 to the signal processing circuit 9 is also invalid. Therefore, as shown in Fig. 9, the process SSG circuit 7 may control clock signals which drive the signal processing circuit 9, and during the period while image data in the area 4-A is read from RAM 4, a supply of clock signals to the signal processing circuit 9 is stopped by a switch 15. Even if such a clock control is performed for the signal processing circuit 9, valid output signals are not affected at all because the clock control is performed during the period while invalid signals are output.

[0035] In this embodiment, although parameters and two-dimensional DMAC 6 are used, the process SSG circuit 7 may control a usual DMAC to read image data from RAM 4 in the manner similar to the embodiment.

[0036] Fig. 10 is a block diagram showing an image processing apparatus according to the second embodiment of the invention. In this embodiment, switches 19 and 20 and an enlarging and reducing circuit 17 are added to the first embodiment apparatus. In Fig. 10, same elements as those shown in Fig. 1 are represented by using identical reference numerals. Accumulated charge information of CCD 1 is A/D converted and stored in RAM 4 as shown in Fig. 2.

[0037] A process SSG circuit 7 sets four values includ-

ing a DMA transfer start address adr , a horizontal transfer number m , a vertical transfer number n , and a vertical offset value $offset$, to a two-dimensional DMAC 6 to thereby read image data from RAM 4.

[0038] Fig. 3 illustrates the read sequence of image data from RAM 4 assuming that $adr = 0x030$ (hereinafter, numerals added with $0x$ are hexadecimal numerals), $m = 0x8$, $n = 0x5$, and $offset = 0x010$.

[0039] The two-dimensional DMAC 6 holds adr therein as a read start address, and resets an internal counter for holding the horizontal read number and another internal counter for holding the vertical read number, to "0". Each time data is read, the counter for holding the horizontal read number is incremented by "1" and the read address is also incremented by "1".

[0040] When the count of the counter for holding the horizontal read number coincides with m , the data read start address is incremented by $offset$, the counter for holding the horizontal read number is reset to "0", the counter for holding the vertical read number is incremented by "1", and the read start address is set as the read address. Data read is terminated after the counter for holding the vertical read number coincides with n . In this manner, by sequentially changing the read address, data is read from a rectangular area of RAM 4 as shown in Fig. 3.

[0041] The process SSG circuit 7 repetitively controls the two-dimensional DMAC 6 to divide image data in RAM into a plurality of blocks and read blocks 0, 1, 2, ... $pg-1$ in this order from RAM 4 as shown in Fig. 4. In this manner, the image data read from RAM 4 is supplied via the CPU bus 3 to a delay circuit 8 and a signal processing circuit 9.

[0042] Each of blocks 0 to $pg-1$ is constituted of four areas as shown in Fig. 5, and each block is featured as described earlier.

[0043] Next, the enlarging and reducing circuit 17 enlarges or reduces an output of the signal processing circuit 9 at an enlargement or reduction factor designated by CPU 5. The structure of this enlarging and reducing circuit 17 is disclosed, for example, in Japanese Patent Application No. 5-227414. A method of calculating data to be output from the enlarging and reducing circuit 17 changes according to the sequential order of input image data.

[0044] For example, Fig. 11 shows a phase relation between input and output data when image data is reduced by $4/9$ and when image data is enlarged by $9/4$.

[0045] In the case of reduction by $4/9$, the phase of input data changes in nine periods and the phase of output data changes in four periods as:

$$\begin{aligned} \text{Dout1} &= \text{Din1} \\ \text{Dout2} &= 3/4\text{Din3} + 1/4\text{Din4} \\ \text{Dout3} &= 2/4\text{Din5} + 2/4\text{Din6} \\ \text{Dout4} &= 1/4\text{Din7} + 3/4\text{Din8} \\ \text{Dout5} &= \text{Din10} \end{aligned}$$

[0046] Similarly, in the case of enlargement by $9/4$, the phase of input data changes in four periods and the phase of output data changes in nine periods as:

$$\begin{aligned} \text{Dout1} &= \text{Din1} \\ \text{Dout2} &= 5/9\text{Din1} + 4/9\text{Din2} \\ \text{Dout3} &= 1/9\text{Din1} + 8/9\text{Din2} \\ \text{Dout4} &= 6/9\text{Din2} + 3/9\text{Din3} \\ \text{Dout5} &= 2/9\text{Din2} + 7/9\text{Din3} \\ \text{Dout6} &= 7/9\text{Din3} + 2/9\text{Din4} \\ \text{Dout7} &= 3/9\text{Din3} + 6/9\text{Din4} \\ \text{Dout8} &= 8/9\text{Din4} + 1/9\text{Din5} \\ \text{Dout9} &= 4/9\text{Din4} + 5/9\text{Din5} \\ \text{Dout10} &= \text{Din5} \end{aligned}$$

[0047] At an M/N enlargement factor, $(N+1)$ pieces of input data are required in order to output M pieces of data from the enlarging and reducing circuit 17. Therefore, H_a and V_a defining the size of the area 4-C are determined in the following manner.

Enlargement only in Horizontal Direction

[0048] If the enlarging and reducing circuit 17 enlarges an image by M/N in the horizontal direction to resize or square the image, H_a and V_a are determined so that the image data of $H_a \times V_a$ processed by and output from the enlarging and reducing circuit 17 has a horizontal size which is a multiple of the MCU horizontal direction size and a vertical size equal to the MCU vertical direction size. Therefore, H_a takes a value provided by multiplying a least common multiple of M and the MCU horizontal direction size by N/M and adding "1" to the multiplication result and V_a takes the MCU vertical direction size.

[0049] When only the horizontal direction is enlarged, both the switches 19 and 20 are turned to the contact "1" side, so that the output of the enlarging and reducing circuit 17 is supplied via the switches 19 and 20 to a raster/block converter 10.

[0050] For example, assuming that effective image data after signal processing for CCD 1 has 960 (horizontal) \times 768 (vertical) pixels, the image is enlarged by $16/15$ in the horizontal direction to form image data having 1024 (horizontal) \times 768 (vertical) pixels, and this image data is JPEG compressed through thinning-out of 4:2:2, H_a and V_a are determined in the following manner:

$$\begin{aligned} \text{MCU horizontal direction size} &= 16 \text{ pixels, and} \\ \text{MCU vertical direction size} &= 8 \text{ pixels;} \\ \text{therefore} \\ H_a &= (\text{least common multiple of 16 and 16}) / 16 \times 15 \\ &\times n + 1 = 15 \times n + 1 \quad (n \text{ is a natural number}), \\ \text{and} \\ V_a &= 8. \end{aligned}$$

[0051] The maximum value of n is determined from

the buffer capacities of the delay circuit 8 and raster/block converter 10. For example, assuming that accumulated charge information of one pixel of CCD is constituted of 10 bits, the delay circuit 8 has a buffer capacity capable of storing two lines of horizontal 640 pixels the raster/block converter 10 has a buffer capacity capable of storing eight lines of horizontal 640 pixels, and Hfil is "5", then:

$n1 = (640 - 1 - Hfil \times 2)/15 = 41$ (numerals lower than decimal point are rounded off);

$n2 = 640/(15 \times 16/15) = 40$ (numerals lower than decimal point are rounded off); and

(maximum value of n) = (smaller one of $n1$ and $n2$) = 40.

[0052] Each time the signal processing circuit 9 processes one block, the enlarging and reducing circuit 17 outputs to the raster/block converter 10 image data having $(16 \times n)$ (horizontal) \times 8 (vertical) pixels, i.e., image data having a horizontal size which is a multiple of the MCU horizontal direction size and a vertical size which is equal to the MCU vertical direction size.

Reduction only in Horizontal Direction

[0053] If the enlarging and reducing circuit 17 reduces an image by M/N in the horizontal direction to resize or square the image, H_a and V_a are determined so that the image data of $H_a \times V_a$ processed by and output from the enlarging and reducing circuit 17 has a horizontal size which is a multiple of the MCU horizontal direction size and a vertical size equal to the MCU vertical direction size. Therefore, H_a takes a value provided by multiplying N/M by a least common multiple of M and the MCU horizontal direction size, and V_a takes the MCU vertical direction size.

[0054] When only the horizontal direction is reduced, both the switches 19 and 20 are turned to the contact "1" side, so that the output of the enlarging and reducing circuit 17 is supplied via the switches 19 and 20 to a raster/block converter 10.

[0055] For example, assuming that effective image data after signal processing for CCD 1 has 1060 (horizontal) \times 768 (vertical) pixels, the image is reduced by 28/29 in the horizontal direction to form image data having 1024 (horizontal) \times 768 (vertical) pixels, and this image data is JPEG compressed through thinning-out of 4:2:2, H_a and V_a are determined in the following manner:

MCU horizontal direction size = 16 pixels, and

MCU vertical direction size = 8 pixels;

therefore

$H_a = (\text{least common multiple of } 28 \text{ and } 16)/28 \times 29 \times n = 116 \times n$ (n is a natural number),

and

$V_a = 8$.

[0056] The maximum value of n is determined from the buffer capacities of the delay circuit 8 and raster/block converter 10. For example, assuming that accumulated charge information of one pixel of CCD is constituted of 10 bits, the delay circuit 8 has a buffer capacity capable of storing two lines of horizontal 640 pixels, the raster/block converter 10 has a buffer capacity capable of storing eight lines of horizontal 640 pixels, and Hfil is "5", then:

$n1 = (640 - 2 \times Hfil)/116 = 5$ (numerals lower than decimal point are rounded off);

$n2 = 640/(116 \times 28/29) = 5$ (numerals lower than decimal point are rounded off); and

(maximum value of n) = (smaller one of $n1$ and $n2$) = 5.

[0057] Each time the signal processing circuit 9 processes one block, the enlarging and reducing circuit 17 outputs to the raster/block converter 10 image data having $(7 \times 16 \times n)$ (horizontal) \times 8 (vertical) pixels, i.e., image data having a horizontal size which is a multiple of the MCU horizontal direction size and a vertical size equal to the MCU vertical direction size.

Enlargement in Vertical Direction by Divisor of MCU Vertical Direction Size

[0058] If the enlarging and reducing circuit 17 enlarges an image by a divisor of the MCU vertical direction size in the vertical direction, H_a is determined in the manner similar to that in

"Enlargement only in Horizontal Direction" or "Reduction only in Vertical Direction".

[0059] The block vertical size V_a is determined as in the following:

if the MCU vertical direction size is "8", then

$V_a = 8$ at an enlargement factor "1"

$V_a = 4$ at an enlargement factor "2"

$V_a = 2$ at an enlargement factor "4"

$V_a = 1$ at an enlargement factor "8"; whereas if the MCU vertical direction size is "16", then

$V_a = 16$ at an enlargement factor "1"

$V_a = 8$ at an enlargement factor "2"

$V_a = 4$ at an enlargement factor "4"

$V_a = 2$ at an enlargement factor "8"

$V_a = 1$ at an enlargement factor "16".

[0060] In this case, both the switches 19 and 20 are turned to the contact "1" side, so that the output of the enlarging and reducing circuit 17 is supplied via the switches 19 and 20 to raster/block converter 10. Each time the signal processing circuit 9 processes one block, the enlarging and reducing circuit 17 outputs to the raster/block converter 10 image data having a hori-

zontal size which is a multiple of the MCU horizontal direction size and a vertical size equal to the MCU vertical direction size.

Reduction in Vertical Direction by $1/n$ -

[0061] If the enlarging and reducing circuit 17 reduces an image by $1/n$, H_a is determined in the manner similar to that in "Enlargement only in Horizontal Direction" or "Reduction only in Vertical Direction".

V_a is determined as:

$$V_a = (\text{MCU vertical direction size}) \times n.$$

[0062] In this case, both the switches 19 and 20 are turned to the contact "1" side, so that the output of the enlarging and reducing circuit 17 is supplied via the switches 19 and 20 to a raster/block converter 10. Each time the signal processing circuit 9 processes one block, the enlarging and reducing circuit 17 outputs to the raster/block converter 10 image data having a horizontal size which is a multiple of the MCU horizontal direction size and a vertical size equal to the MCU vertical direction size.

Enlargement/Reduction in Vertical Direction other than Enlargement by Divisor of MCU Vertical Direction Size and Reduction by $1/n$

[0063] If the enlarging and reducing circuit 17 enlarges in the vertical direction, an image by M_v/N_v other than a divisor of the MCU vertical direction size and $1/n$ and enlarges or reduces the image by M_h/N_h in the horizontal direction, H_a is determined as:

$$H_a = (\text{multiple of } N_h) + 1 \text{ for enlargement; and} \\ H_a = (\text{multiple of } N_h) \text{ for reduction.}$$

[0064] V_a is determined as a multiple of V_a . In this case, CPU 5 operates to make both the switches 19 and 20 be turned to the contact "0" side, so that the output of the signal processing circuit 9 is enlarged or reduced by the enlarging and reducing circuit 17 and thereafter temporarily stored in RAM 4. The image data written in RAM 4 is divided in the unit of MCU vertical direction size and supplied via the switch 20 the raster/block converter 10.

[0065] By determining H_a and V_a and controlling the switches 19 and 20 in the manner described above, an image data having a horizontal size which is an integer multiple of the MCU horizontal direction size and a vertical size which is equal to the MCU vertical direction size, is output to the raster/block converter 10.

[0066] The process SSG circuit 7 controls the two-dimensional DMAC 6 in such a manner that areas of each block overlap as shown in Fig. 6 in the horizontal direction and in Fig. 7 in the vertical direction.

[0067] In Fig. 6, Offset is:

$$\text{Offset} = H_a \text{ (for reduction); and} \\ \text{Offset} = H_a - 1 \text{ (for enlargement).}$$

For the reduction, the areas 4-C of the blocks X and X+1 become continuous in the horizontal direction, and for the enlargement, the areas 4-C of the blocks X and X+1 overlaps by one pixel in the horizontal direction.

[0068] In Fig. 7, Voffset is:

$$\text{Voffset} = V_a.$$

The areas 4-C of the blocks X and X+p become continuous in the vertical direction.

[0069] With the above operations, even if the image is divided and processed in the unit of block by the enlarging and reducing circuit 17, distortion of the image to be caused by phase differences is not formed.

[0070] In the second embodiment, H_a is determined from an enlargement or reduction factor. This factor may be determined from the buffer capacities of the delay circuit 8 and raster/block converter 10.

[0071] For example, assuming that the buffer capacity of the raster/block converter 10 is 320 pixels in the horizontal direction, a target enlargement factor is $11/10$, and the MCU horizontal direction size is 16, the horizontal direction size H_a of the area 4-C of a block which makes the buffer memory of the raster/block converter 10 full, is:

$$H_a = 320 \times 10/11 = 291 \text{ (numerals lower than decimal point are rounded off).}$$

[0072] In this case, the enlargement factor of the enlarging and reducing circuit 17 is set to $320/291$ so that the number of horizontal pixels in an output of the enlarging and reducing circuit 17 is 320 which satisfies the condition of a multiple of the MCU horizontal direction size. Although this factor is different from the target enlargement factor, this precision does not pose any practical problem.

[0073] Fig. 12 is a block diagram showing an image processing apparatus according to the third embodiment of the present invention. In this embodiment, a phase buffer 21 is provided which is connected to a process SSG circuit 7 and an enlarging and reducing circuit 17. In Fig. 12, the same elements as those shown in Fig. 10 are shown by using identical reference numerals.

[0074] Image information of CCD 1 stored in RAM 4 as shown in Fig. 2 is read by the process SSG circuit 7 and two-dimensional DMAC 6 in the order illustrated in Fig. 3. In this case, in the two-dimensional DMAC 6, the operations of an internal counter for holding the horizontal read number and another internal counter for holding the vertical read number, are performed in the manner similar to the second embodiment illustrated in Fig. 10. By changing the read address of RAM 4, image data is read from a rectangular area of RAM 4 as shown in Fig.

3.

[0075] As shown in Fig. 4, image data divided into a plurality of blocks is read from RAM 4 in the order of blocks 0, 1, 2, ..., pg-1. The image data read from RAM 4 is supplied via a CPU bus 3 to a delay circuit 8 and a signal processing circuit 9. Each of blocks 0 to pg-1 is constituted of four areas as shown in Fig. 5.

[0076] Similar to the embodiment shown in Fig. 10, the enlarging and reducing circuit 17 calculates output data by a different method depending upon the sequential order of input image data.

[0077] For example, the phase relations between input and output data at a reduction factor of 1/9 and at an enlargement factor of 9/4 are set in the manner as illustrated in Fig. 11.

[0078] As described earlier, in order for the enlarging and reducing circuit 17 to output M pieces of data at an enlargement factor of M/N, N+1 pieces of input data are necessary. Therefore, depending upon the width of Ha, the phase in the enlarging and reducing circuit 17 may become discontinuous when the block changes, and image distortion is generated.

[0079] In order to avoid this, in this embodiment, the phase in the enlarging and reducing circuit 17 at the boundary of adjacent blocks and image data are stored in the phase buffer. When the block changes, the phase at the boundary of geometrically adjacent blocks and image data are read to perform an interpolation operation for enlargement and reduction.

[0080] The operation of storing and reading the phase and image data at the block boundary will be described.

[0081] Fig. 13 shows the structures of the enlarging and reducing circuit 17 and phase buffer 21. The enlarging and reducing circuit 17 is constituted by a horizontal enlarging and reducing circuit 171 and a vertical enlarging and reducing circuit 172, and the phase buffer 21 is constituted by a horizontal phase buffer 211 and a vertical phase buffer 212.

[0082] Fig. 14 shows the structures of an enlarging and reducing circuit 66 constituting each enlarging and reducing circuit 171, 172 and a phase buffer 67 constituting each phase buffer 211, 212. In Fig. 14, SIG-IN, STO, LOAD, and SEL are control signals supplied from the process SSG circuit 7. The enlarging and reducing circuit 66 reads image data via SIG-IN and an interpolation operation is performed by an interpolation operation circuit 61. A phase for such the interpolation operation is obtained from the phase counter 62.

[0083] When STO becomes active (in the following description, the control signal takes an active high level), image data, image data at two points for linear interpolation, stored in the interpolation operation circuit 61 is output via a DAT terminal of the interpolation operation circuit and WEN (write enable) is made active. At this time, image data is written in a buffer memory 65 selected by a switch 64 in accordance with the value of SEL. Also at this time, a count indicating a current phase and output via a CNT terminal of the phase counter 62 is selected by the switch and written in the buffer memory 65.

ter 62 is selected by the switch and written in the buffer memory 65.

[0084] When LOAD becomes active, the phase and image data stored in the buffer memory 65 selected by a switch 63 in accordance with the value of SEL are output to the phase counter 62 and interpolation operation circuit 61. When LOAD becomes active, the interpolation operation circuit 61 supplied the image data to the interpolation operation circuit 61 via a LOAD-DAT terminal. When LOAD becomes active, the phase counter 62 reads the phase via a LOAD-CNT terminal.

[0085] The control to be executed by the process SSG circuit 7 relative to the horizontal enlarging and reducing circuit 171, horizontal phase buffer 211, vertical enlarging and reducing circuit 172, and vertical phase buffer 212 operating in the above manner will be described with reference to Fig. 15.

[0086] In Fig. 15, HSEL, HSTO, and HLOAD are SEL, STO, and LOAD of the horizontal enlarging and reducing circuit 171 and horizontal phase buffer 211. VSEL, VSTO, and VLOAD are SEL, STO, and LOAD of the vertical enlarging and reducing circuit 172 and vertical phase buffer 212.

[0087] HLOAD is made active before the horizontal enlarging and reducing circuit 171 processes image data at the top of a line of each block, and HSEL is set to the value same as the line number in the block of current image data. Therefore, the horizontal enlarging and reducing circuit 171 reads from the horizontal phase buffer 211 the image data and phase at the end of the same line in the preceding block.

[0088] HSTO is made active after the horizontal enlarging and reducing circuit 171 processes image data at the end of a line of each block, and HSEL is set to the value same as the line number in the block of current image data. Therefore, the image data and phase at the end of the current line is read out from the horizontal enlarging and reducing circuit 171 and then written into the horizontal phase buffer 211.

[0089] VLOAD is made active while the enlarging and reducing circuit 172 processes image data of the first line of each block, and VSEL is set to the value indicating the horizontal pixel position of the image data to be processed in the block. Therefore, the vertical enlarging and reducing circuit 172 reads from the vertical phase buffer 212 the image data at the same horizontal pixel position one line before.

[0090] VSTO is made active while the enlarging and reducing circuit 172 processes image data of the last line of each block, and VSEL is set to the value indicating the horizontal pixel position of the image data to be processed in the block. Therefore, the image data and phase at the current line is read out from the vertical enlarging and reducing circuit 172 and then written into the vertical phase buffer 212.

[0091] The horizontal phase buffer 211 is reset when the enlargement/reduction is completed for the block p-1, 2p-1, ..., pq-1 shown in Fig. 4, i.e., the last horizontal

block. The vertical phase buffer 212 is reset when the enlargement/reduction is completed for the block pq-1 shown in Fig. 4, i.e., the last block of one frame.

[0092] As the process SSG circuit 7, enlarging and reducing circuit 17 and phase buffer 21 operate in the manner described above, enlargement/reduction without distortion can be performed through pipelining processings by hardware even if image data is divided.

[0093] An output of the enlarging and reducing circuit 17 is input to a raster/block converter 10. The raster/block converter 10 performs a raster/block conversion of the image data having a horizontal size which is a multiple of the MCU horizontal direction size and a vertical size equal to the MCU vertical direction size. H_a and V_a of the area 4-C are therefore determined so that the image data enlarged/reduced by the enlarging and reducing circuit 17 has a horizontal size which is a multiple of the MCU horizontal direction size and a vertical size equal to the MCU vertical direction size.

[0094] The buffer capacity of the phase buffer 21 necessary for storing the phase and image data is determined as in the following. For example, assuming that the image enlarged/reduced has 1024 horizontal pixels, one pixel is constituted of 16 bits, the phase is expressed by 8 bits, the MCU vertical direction size is 8, and the reduction is performed at a reduction factor of 4/5 in the vertical direction, the buffer capacities are:

$$(16 + 8) \times 8 \times 5/4 = 240 \text{ bits for the horizontal phase buffer 211; and}$$

$$(16 + 8) \times 1024 = 24576 \text{ bits for the vertical phase buffer 212.}$$

[0095] Fig. 16 is a block diagram showing an image processing apparatus according to the fourth embodiment of the invention. A different point from the third embodiment is a provision of switches 19 and 20.

[0096] In this embodiment, as shown in Fig. 17, an enlarging and reducing circuit 17 and a phase buffer 21 are constituted by a horizontal enlarging and reducing circuit 91, a vertical enlarging and reducing circuit 93, and a horizontal phase buffer 92.

[0097] If CCD 1 has non-square pixels, the enlarging and reducing circuit 17 squares each pixel by enlarging or reducing only in the horizontal direction. In this case, the block division of image data is performed in the manner similar to the third embodiment, and CPU 5 turns the switches 19 and 20 to the contact "1" side.

[0098] The enlarging and reducing circuit 17 can therefore output an image having a horizontal size which is a multiple of the MCU horizontal direction size and a vertical size equal to the MCU vertical direction size. An output of the enlarging and reducing circuit 17 is input via the switches 19 and 20 to a raster/block converter 10 to be raster/block converted, and thereafter JPEG compressed by a JPEG compression circuit 11. The JPEG compressed data is written in RAM 4.

[0099] If the image data is not only squared but also

resized, CPU 5 turns the switches 19 and 20 to the contact "0" side. Of H_a and V_a of the area 4-C of each block, H_a is set to an arbitrary value which does not exceed the allowable range determined by the buffer capacity of the delay circuit 8, and V_a is set as $V_a = N_v \times n$ (n is a natural number) at an enlargement factor of M_v/N_v at the enlarging and reducing circuit 17.

[0100] As described with the third embodiment, of the enlarging and reducing circuit 17, the horizontal enlarging and reducing circuit 91 realizes a continuity of the phase thereof by reading the preceding image data and phase from the phase buffer 21, whereas the vertical enlarging and reducing circuit 93 realizes a continuity of the phase thereof by setting V_a to a common multiple of N_v .

[0101] An output of the enlarging and reducing circuit 17 is written via the switch 19 and CPU bus 3 into RAM 4. The image data enlarged/reduced and stored in RAM 4 is supplied via the CPU bus 3 and switch 20 to the raster/block converter 10 to be raster/block converted, and thereafter JPEG compressed by the JPEG compression circuit 11. The JPEG compressed data is written in RAM 4.

[0102] As described above, according to the embodiments, image data is processed after it is divided into blocks. Therefore, the buffer capacity necessary for the succeeding processes such as processes by a delay circuit and a raster/block converter can be reduced.

[0103] Further, the horizontal pixel size allowing image signal processing does not depend upon the capacities of buffer memories to be used by the delay circuit and raster/block converter. Therefore, it is possible to process image data having an arbitrary horizontal pixel size. It is therefore possible to reduce the memory capacity and cost.

[0104] Image data having an arbitrary size can be processed and compressed without using a memory such as RAM so that high speed signal processing is possible.

[0105] According to the embodiments, image data read from RAM or the like and compressed through JPEG or the like can be processed through hardware pipelining, so that high speed signal processing is possible.

[0106] Since the number of accesses to RAM can be reduced, a power required for signal processing can be saved.

[0107] Image data having an arbitrary size can be enlarged or reduced independently from the capacities of the buffer memories. It is therefore possible to reduce the memory capacity and cost.

[0108] Image squaring including signal processing and compressing can be performed through hardware pipelining without using a memory such as RAM.

[0109] Still further, clocks used for signal processing can be stopped during a specific period so that a power required for signal processing can be saved.

[0110] In the above embodiments, a JPEG scheme is

used as a compression coding method. The invention is not limited only thereto, but is applicable to all coding systems for executing coding on a predetermined block unit basis (e.g., a MPEG scheme).

[0111] In other words, the foregoing description of embodiments has been given for illustrative purposes only and not to be construed as imposing any limitation in every respect.

[0112] The scope of the invention is, therefore, to be determined solely by the following claims and not limited by the text of the specifications and alterations made with a scope equivalent to the scope of the claims fall within the true spirit and scope of the invention.

Claims

1. An image processing apparatus comprising:
 - input means for inputting image data;
 - dividing means for dividing the input image data into blocks, said dividing means dividing the input image data so that adjacent blocks partially overlap the input image data; and
 - processing means for filtering the image data divided by said dividing means in a block unit basis.
2. An image processing apparatus according to claim 1, further comprising coding means for compression coding an output of said processing means.
3. An image processing apparatus according to claim 2, wherein a horizontal size of the block is determined from a horizontal size of one frame of the image data and the number of taps of a horizontal filter to be used by said processing means, and a horizontal direction length of an overlapped portion of the block is determined from the number of taps of the horizontal filter.
4. An image processing apparatus according to claim 3, wherein the horizontal size of the block is determined from a horizontal size of a minimum processing unit of said coding means.
5. An image processing apparatus according to claim 3, wherein a vertical size of the block is determined from the number of taps of a vertical filter to be used by said processing means and an operation mode of said coding means, and a vertical direction length of an overlapped portion of the block is determined from the number of taps of the vertical filter.
6. An image processing apparatus according to claim 1, further comprising:
 - converting means for enlarging or reducing an
- output of said processing means; and
- coding means for compression coding an output of said converting means.
7. An image processing apparatus according to claim 6, wherein a horizontal size of the block is determined from a horizontal size of one frame of the image data, the number of taps of a horizontal filter to be used by said processing means and an enlargement factor, in a horizontal direction of said converting means, and a horizontal direction length of an overlapped portion of the block is determined from the number of taps of the horizontal filter and the enlargement factor in the horizontal direction of said converting means.
8. An image processing apparatus according to claim 7, wherein a vertical size of the block is determined from the number of taps of a vertical filter to be used by said processing means and an operation mode of said coding means, and a vertical direction length of an overlapped portion of the block is determined from the number of taps of the vertical filter.
9. An image processing apparatus according to claim 1, further comprising:
 - delay means for delaying the image data to be supplied to said processing means; and
 - control means for stopping an operation clock to be supplied to said processing means, during a period while an overlapped portion in a vertical direction is written in said delay means, sequentially from a first block.
10. An image processing apparatus according to claim 2, wherein said coding means performs a coding process in conformity with a JPEG scheme.
11. An image processing apparatus according to claim 6, wherein said coding means performs a coding process in conformity with a JPEG scheme.
12. An image processing apparatus according to claim 1, wherein said dividing means includes memory means for storing the image data, and the image data is divided into blocks by reading the image data from the memory means through two-dimensional DMA.
13. An image processing apparatus according to claim 1, wherein said input means including image pickup means for picking up an object image and outputting the image data.
14. An image processing apparatus according to claim 8, wherein said dividing means includes memory

means for storing the image data, and the image data is read from the memory means in the block unit basis.

15. An image processing apparatus according to claim 5
14, wherein an output of said converting means is temporarily stored in the memory means and then supplied to said coding means, in a case other than enlargement at an enlargement factor equal to a divisor of a vertical size of a minimum processing unit in a vertical direction of said coding means or reduction at a reduction factor of one divided by a positive integer. 10

16. An image processing method comprising the steps 15
of:

inputting image data;
dividing the input image data into blocks, said
dividing step dividing the input image data so 20
that adjacent blocks partially overlap the image data; and
filtering the divided image data in a block unit basis.

17. A computer readable storage medium storing an 25
image processing program, the program comprising:

an input process of inputting image data; 30
a dividing process of dividing the input image data into blocks, said dividing process dividing the input image data so that adjacent blocks partially overlap the image data; and
a process of filtering the divided image data in 35
a block unit basis.

40

45

50

55

FIG. 1




FIG. 2




FIG. 5




FIG. 3




FIG. 4






FIG. 6**FIG. 7**

FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16






FIG. 17





Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 942 588 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
24.05.2000 Bulletin 2000/21

(51) Int. Cl.⁷: H04N 1/41

(43) Date of publication A2:
15.09.1999 Bulletin 1999/37

(21) Application number: 99301805.0

(22) Date of filing: 10.03.1999

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 11.03.1998 JP 6011198

(71) Applicant:
CANON KABUSHIKI KAISHA
Tokyo (JP)

(72) Inventors:
• Rengakuji, Hideyuki
Shimomaruko, Ohta-ku, Tokyo (JP)
• Sakaegi, Yuji
Shimomaruko, Ohta-ku, Tokyo (JP)
• Kosugi, Masato
Shimomaruko, Ohta-ku, Tokyo (JP)


(74) Representative:
Beresford, Keith Denis Lewis et al
BERESFORD & Co.
High Holborn
2-5 Warwick Court
London WC1R 5DJ (GB)

(54) Image processing apparatus and method, and computer readable storage medium

(57) Input image data is divided into blocks so as to make adjacent blocks partially overlap image data, and the divided image data is filtered in the unit of block. An image processing apparatus and method are provided which can process image data of an arbitrary size at

high speed independently from the capacity of a buffer memory, and a computer readable storage medium is provided which stores a program realizing such a method.

FIG. 1



EP 0 942 588 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 99 30 1805

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	WO 97 01830 A (MOTOROLA INC ; PAN SHAO WEI (US); WANG SHAY PING T (US)) 16 January 1997 (1997-01-16)	1,2,10, 12,13, 16,17	H04N1/41
A	* page 7, line 29 - page 11, line 17; figures 3,5 *	3-9,11, 14,15	
A	--- US 5 168 375 A (WOBER MUNIB A ET AL) 1 December 1992 (1992-12-01) * abstract; figure 7 *	1-17	
A	--- GB 2 247 132 A (SONY BROADCAST & COMMUNICATION) 19 February 1992 (1992-02-19) * abstract; figures *	1-17	
A	--- WO 97 14252 A (SARNOFF DAVID RES CENTER) 17 April 1997 (1997-04-17) * abstract *	1-17	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H04N
Place of search	Date of completion of the search	Examiner	
THE HAGUE	5 April 2000	Isa, S	
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03/82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 30 1805

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

05-04-2000

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 9701830	A	16-01-1997	US 5768427 A AU 5872196 A	16-06-1998 30-01-1997

US 5168375	A	01-12-1992	NONE	

GB 2247132	A	19-02-1992	NONE	

WO 9714252	A	17-04-1997	EP 0855119 A JP 11511632 T US 5845015 A	29-07-1998 05-10-1999 01-12-1998

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

THIS PAGE BLANK (USPTO)